Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Adder with generic addend

Altera_Forum
Honored Contributor II
1,225 Views

Hi, i want to realize a shift register with a generic depth and sum the elements. 

How can i write avhdl to realize a sum code with a generic number af addend? 

Can i use for loop statement? 

 

thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
518 Views

Yes you can use a loop. 

What problems do you have?
0 Kudos
Reply