Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17257 ディスカッション

Alarm clock code for verilog cannot compile

Altera_Forum
名誉コントリビューター II
1,990件の閲覧回数

Hi, the attached file is the code that I created for alarm clock school project 

 

It keeps giving me the error 'near "end": syntax error, unexpected end'. I have tried many ways to readjust the codes but nothing is working. Please help. Thank you
0 件の賞賛
3 返答(返信)
Altera_Forum
名誉コントリビューター II
1,256件の閲覧回数

Seems to be syntax error. Can double check on the syntax or typo?

Altera_Forum
名誉コントリビューター II
1,256件の閲覧回数

That document is completely empty. It has three titles and nothing else, so how are we supposed to help? 

 

The error sounds like you have an 'end' statement without a 'begin' statement. Maybe check line 20943.
Altera_Forum
名誉コントリビューター II
1,256件の閲覧回数

document is empty, please reload it.

返信