Community
cancel
Showing results for 
Search instead for 
Did you mean: 
New Contributor I
159 Views

Arria V clock no output dependent(15610)

Jump to solution

HI!

i am using arria v for a new project but ran into the following behavior:
- when I only use logic, the clock pin is synthesized successfully
- when I add video ip core to the project, then all the logic connected to this clock pin is not synthesized

Why? Project in attachments(i'm use Q18.1.1)

thank

 

P.S. on RTL viewer all is OK, but post-mapping clock network is absent

Tags (3)
0 Kudos

Accepted Solutions
New Contributor I
116 Views

Found a bug in my custom qsys module, the reset was confused

View solution in original post

0 Kudos
3 Replies
Employee
132 Views

Hi EBoln,

There is no attachment. If your project is huge, could you send us a simplified design that shows the problem. Thanks.

0 Kudos
New Contributor I
117 Views

Found a bug in my custom qsys module, the reset was confused

View solution in original post

0 Kudos
Employee
110 Views

Thanks @EBoln  for sharing the root cause of the problem.

0 Kudos