Community
cancel
Showing results for 
Search instead for 
Did you mean: 
EBoln
New Contributor I
193 Views

Arria V clock no output dependent(15610)

Jump to solution

HI!

i am using arria v for a new project but ran into the following behavior:
- when I only use logic, the clock pin is synthesized successfully
- when I add video ip core to the project, then all the logic connected to this clock pin is not synthesized

Why? Project in attachments(i'm use Q18.1.1)

thank

 

P.S. on RTL viewer all is OK, but post-mapping clock network is absent

Tags (3)
0 Kudos
1 Solution
EBoln
New Contributor I
150 Views

Found a bug in my custom qsys module, the reset was confused

View solution in original post

3 Replies
JonWay_C_Intel
Employee
166 Views

Hi EBoln,

There is no attachment. If your project is huge, could you send us a simplified design that shows the problem. Thanks.

EBoln
New Contributor I
151 Views

Found a bug in my custom qsys module, the reset was confused

View solution in original post

JonWay_C_Intel
Employee
144 Views

Thanks @EBoln  for sharing the root cause of the problem.

Reply