Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15044 Discussions

Assembler does not generate programming files when it run in the compilation flow

MMavi
Novice
438 Views

Hi,

I have a project that assembler does not generate programming files when it runs in the compilation flow and gives a warning that says "Can't generate programming files for the project because the encrypted source file cannot be located: "sdi_*.v"". The files it listed are added to the project(via .qip file)(it is a SDI v17.1 IP). If I run Assembler individually, it generates the programming files without problem and with no warning. I can make progress in my project but I have to run assembler again after every compilation.

 

I use Quartus Prime 17.1

 

How can I solve this ? I couldn't find any solution online yet.

0 Kudos
8 Replies
JoanneSinY_L_Intel
160 Views

Hi,

Can you share your design to help for further understanding?

Regards,

Joanne

 

JoanneSinY_L_Intel
160 Views

Hi,

 

It has been some time but I didn't hear from you. Any updates ?

 

Thanks

Joanne

MMavi
Novice
160 Views
Hi, Sorry, i forgot about this. It's been busy at work since. I still have the problem. I tried creating a new project but it didnt work either. If there is a work around or fix you can recommend. I can try them out. Thanks, Mehdi Sent from my Samsung Galaxy smartphone.
JoanneSinY_L_Intel
160 Views

​Hi,

 

Can you try

Go to Assignments -> Settings 

Compilation Process settings

Make sure "Run Assembler during compilation" is ticked.

 

Thanks

joanne

MMavi
Novice
160 Views
Yes it is checked. Sent from my Samsung Galaxy smartphone.
MMavi
Novice
160 Views

​Hi,

 

I created a small Project that replicates the issue. I am sharing it in this thread.

 

Regards.

Mehdi

JoanneSinY_L_Intel
160 Views

Hi,

 

I am able to solve the warning and generate out the programming file by specify the verilog path for the file in QSF file

 

set_global_assignment -name VERILOG_FILE ipcores/gxb_txsample_2xhd.v

set_global_assignment -name VERILOG_FILE ipcores/hdsdi_insert_ln.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_clocks.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_scrambler.v

set_global_assignment -name VERILOG_FILE ipcores/fifo_4x20.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_trsmatch.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_megacore_top.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_tr_gxb_interface.v

set_global_assignment -name VERILOG_FILE ipcores/hdsdi_crc.v

 

 

 

Could you try and see and tell me the outcomes?

 

 

Regards

Joanne

MMavi
Novice
160 Views

Hi,

 

It worked. Also I specify the paths in .qip file of the SDI IP to not overcrowd the files tab.

Thank you.

 

Regards,

Mehdi

Reply