- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
My design includes a fir filter generated using fir_compiler 3.3.1. I want to generate the .vo file of this design and do function simulation in modelsim. When doing the complete compilation, analysis & synthesis, fitter ,assembler and classic timing analysis are all OK. But the EDA Netlist Writer fails and can't generate this .vo file . The error is " Can't generate netlist output files because the file "C:/altera/megacore/fir_compiler-v3.3.1/lib/tdl_da_lc.v" is an OpenCore Plus time-limited file". How to solve it ? Thanks! TigreLink Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If this IP doesn't support try-before-you-buy simulation, then you have to pay for a license. You can use the OpenCore .sof file to try out the IP in hardware without a license.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
who knows the meaning of these equations which has been written in .vo file?
please help me. I have no idea about LCELL and CARRY! \Mult0|auto_generated|le3a [0] = LCELL(\Mult0|auto_generated|cs1a [0] $ (\A~combout [7] & \Mult0|auto_generated|cs2a [0])) \comp1|LessThan0~47COUT1_98 = CARRY(\A~combout [1] & \B~combout [1] & !\comp1|LessThan0~52COUT1_96 # !\A~combout [1] & (\B~combout [1]# !\comp1|LessThan0~52COUT1_96 )) Thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The said LCELL and CARRY are the real gate-level entities used in Altera FPGAs. You can read a functional description in the designing with low-level primitives user guide http://www.altera.com/literature/ug/ug_low_level.pdf. The logic expressions are generic ABEL, their meaning is obvious to my opinion, cause ony NOT, AND, OR and XOR are used from of the ABEL operators.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI,
where I can find the precedence of these operators? Thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There are ABEL references at the internet. E.g. http://www.seas.upenn.edu/~ese201/abel/abel_primer.html
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear Fvm!,
Thanks for your very useful help. I have another question :) Is there any way to extract the gate-level netlist of synthesized behavioral verilog code in Quartus or Xilinx ISE? Thank U so much.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page