Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
As the title, i want to drive a pin to 3 node in my FPGA. Can i set a constrain that the delay time from the pin to these 3 node are same? If can, how to set? Thanks in advance!
