Can we constrain a fix delay time from pin to several nodes?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Can we constrain a fix delay time from pin to several nodes?

1,041 Views

Hi Dears:

As the title, i want to drive a pin to 3 node in my FPGA. Can i set a constrain that the delay time from the pin to these 3 node are same? If can, how to set?

Thanks in advance!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.