Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
16488 Discussions

Constraints -> how to verify before running the whole flow?

ldm_as
Novice
476 Views

How can I verify my constraints (SDC+Pins+others) before running the whole implementation flow?

0 Kudos
1 Reply
sstrell
Honored Contributor III
367 Views

Timing constraints can be verified by going through synthesis (standard edition) or the plan stage (pro edition) and then creating a netlist in the timing analyzer based on that stage of compilation. Then you'd generate timing reports as usual, though note that the results should not be used as final timing numbers due to further optimizations that may be performed by the Fitter.

 

For pins, you can run an I/O Assignment Analysis from the Processing menu at any time. It will run the Fitter enough to get to the point where the I/O is analyzed without going through a full fit.

 

#iwork4intel

0 Kudos
Reply