Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15475 Discussions

Constraints -> how to verify before running the whole flow?


How can I verify my constraints (SDC+Pins+others) before running the whole implementation flow?

0 Kudos
1 Reply
Honored Contributor III

Timing constraints can be verified by going through synthesis (standard edition) or the plan stage (pro edition) and then creating a netlist in the timing analyzer based on that stage of compilation. Then you'd generate timing reports as usual, though note that the results should not be used as final timing numbers due to further optimizations that may be performed by the Fitter.


For pins, you can run an I/O Assignment Analysis from the Processing menu at any time. It will run the Fitter enough to get to the point where the I/O is analyzed without going through a full fit.