Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17251 討論

Convert MAX+PLUS II project to Quartus II platform

Altera_Forum
榮譽貢獻者 II
4,246 檢視

Dear all, 

 

I've several hierarchy structured projects that were developed in MAX+Plus II system. 

 

May I ask If there is any efficient way to redirect the design to Quartus II platform,  

and then program a MAX II device? 

 

Thanks! 

KK
0 積分
8 回應
Altera_Forum
榮譽貢獻者 II
2,521 檢視

How are your designs captured? Are they written in VHDL or Verilog? If so, you can create a project in Quartus targeting your chosen device and add all your source files. Quartus will extract then hierarchy for you from the source files. 

 

Cheers, 

Alex
Altera_Forum
榮譽貢獻者 II
2,521 檢視

 

--- Quote Start ---  

How are your designs captured? Are they written in VHDL or Verilog? If so, you can create a project in Quartus targeting your chosen device and add all your source files. Quartus will extract then hierarchy for you from the source files. 

 

Cheers, 

Alex 

--- Quote End ---  

 

 

 

Thanks, Alex 

 

Those were old designs prepared by schematic capture. (i.e. *.gdf files).
Altera_Forum
榮譽貢獻者 II
2,521 檢視

I have not tried Max+PLUS II before. Just wonder if it can convert your schematic design into .v or .vhd? If can, then you can add them to QII as Alex advice.

Altera_Forum
榮譽貢獻者 II
2,521 檢視

 

--- Quote Start ---  

I have not tried Max+PLUS II before. Just wonder if it can convert your schematic design into .v or .vhd? If can, then you can add them to QII as Alex advice. 

--- Quote End ---  

 

 

Can generate vhdl *.vho or edif *.edo files during compilation. While the resultant files can't be complied in Quartus platform.
Altera_Forum
榮譽貢獻者 II
2,521 檢視

 

--- Quote Start ---  

I have not tried Max+PLUS II before. Just wonder if it can convert your schematic design into .v or .vhd? If can, then you can add them to QII as Alex advice. 

--- Quote End ---  

 

 

Can generate VHDL (*.vho file) or EDIF (*.edo file) during compilation. While the resultant files can't be recompiled in Quartus platform.
Altera_Forum
榮譽貢獻者 II
2,521 檢視

Quartus should be able to read Max+Plus 2 .gdf files. It should auto-convert them to .bdf.

Altera_Forum
榮譽貢獻者 II
2,521 檢視

 

--- Quote Start ---  

Quartus should be able to read Max+Plus 2 .gdf files. It should auto-convert them to .bdf. 

--- Quote End ---  

 

 

I've tried open the .gdf file in top hierarchy and then compile it directly with selected MAXII device.  

Seems work. Waiting for the corresponding PCB for further evaluation. 

 

Thanks to all valuable opinion.
Altera_Forum
榮譽貢獻者 II
2,521 檢視

Hi Tricky, 

 

Thanks for sharing the helpful note.
回覆