Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

Converting a state diagram into code

sugievlos
Beginner
187 Views

Hi everyone! I'm very new in VHDL, and for a project I need to use an IR remote control.

I have a state diagram that helped me writing the code, but there's some things on it that I don't understand at all, could anyone help me?

I'd like to translate this ( this sixth and seventh states) into VHDL code :

sugievlos_0-1632225379567.png

Thanks again!!

0 Kudos
2 Replies
sstrell
Honored Contributor III
165 Views

So perhaps you can show what code for this you've written so far and explain what exactly about these states you are stuck on since it seems like you've coded other states without problems.

Two processes for a state machine: the next state code and the state outputs when in a particular state.

SyafieqS
Moderator
127 Views

Solveigh,


May I know if there is any update?


Reply