Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17254 ディスカッション

Cyclone10LP: Unable to assign pins documented as DIFFIO

Holden
ビギナー
1,031件の閲覧回数

Hi,

 

I am working on updating a design for a 10CL120YF484I7G device. This design has been fielded and as such has been built successfully in the past (last build was 2/28/2022). However, opening the project today I am receiving errors regarding "illegal location assignment" on pins D8, E8, AA6, and AB6.

 

I have pulled the pin information document for the Cyclone 10 10CL120 device (dated 2019.03.29) and am specifically looking at the F484 section. This document details these pins as DIFFIO_T19n, DIFFIO_T19p, DIFFIO_B7n, DIFFIO_B8p.

 

I have not updated the Quartus software since the previous successful build (last year). The version being used is v21.1.0 Build 842 10/21/2021 SJ Lite Edition.

 

The pin planner is showing all four of these pins as dedicated ground. But this cannot be the case per the documentation and previous successful builds.

 

Any help with this appreciated.

 

Thanks

ラベル(1)
0 件の賞賛
1 解決策
FvM
名誉コントリビューター II
1,012件の閲覧回数
Hi,
most likely explanation is that you have defined migration compatibility in your project. So it's not only considering 10CL120 but also other devices pinout.

元の投稿で解決策を見る

2 返答(返信)
FvM
名誉コントリビューター II
1,013件の閲覧回数
Hi,
most likely explanation is that you have defined migration compatibility in your project. So it's not only considering 10CL120 but also other devices pinout.
Holden
ビギナー
1,010件の閲覧回数

Thank you. That was apparently it. I removed all migration devices and was able to build as expected.

返信