Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16985 Discussions

Cyclone10LP: Unable to assign pins documented as DIFFIO

Holden
Beginner
850 Views

Hi,

 

I am working on updating a design for a 10CL120YF484I7G device. This design has been fielded and as such has been built successfully in the past (last build was 2/28/2022). However, opening the project today I am receiving errors regarding "illegal location assignment" on pins D8, E8, AA6, and AB6.

 

I have pulled the pin information document for the Cyclone 10 10CL120 device (dated 2019.03.29) and am specifically looking at the F484 section. This document details these pins as DIFFIO_T19n, DIFFIO_T19p, DIFFIO_B7n, DIFFIO_B8p.

 

I have not updated the Quartus software since the previous successful build (last year). The version being used is v21.1.0 Build 842 10/21/2021 SJ Lite Edition.

 

The pin planner is showing all four of these pins as dedicated ground. But this cannot be the case per the documentation and previous successful builds.

 

Any help with this appreciated.

 

Thanks

Labels (1)
0 Kudos
1 Solution
FvM
Honored Contributor II
831 Views
Hi,
most likely explanation is that you have defined migration compatibility in your project. So it's not only considering 10CL120 but also other devices pinout.

View solution in original post

0 Kudos
2 Replies
FvM
Honored Contributor II
832 Views
Hi,
most likely explanation is that you have defined migration compatibility in your project. So it's not only considering 10CL120 but also other devices pinout.
0 Kudos
Holden
Beginner
829 Views

Thank you. That was apparently it. I removed all migration devices and was able to build as expected.

0 Kudos
Reply