Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

DDR differential pin assignments

Altera_Forum
Honored Contributor II
‎12-05-2017 12:12 AM
1,446 Views

I instantiated a DDR3 hard IP and compiled it. Certain pin such as MEM_CK and MEM_CKN are considered differential pairs and Quartus labeled them as "Differential 1.5V-SSTL". But instead of labeling MEM_CK+MEM_CKN as a pair, it created new pairs like MEM_CK+MEM_CK[n] in addition to MEM_CKN+MEM_CKN[n]. How do I get it to pair correctly? Just editing the names in pin planner doesn't do anything.

multiple-attachments.zip
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-06-2017 02:05 AM
566 Views

Nevermind. I figured it out. Just back-annotate in pin planner then edit the qsf by hand.

0 Kudos
Copy link
MStof1
Beginner
‎12-29-2020 11:48 AM
546 Views
In response to Altera_Forum

I'm having the same problem.  However, I am not able to back-annotate - it's grayed out.  How do I get rid of these extra signals?  I have the signals I want connected to pins, but the pin planner doesn't consider them to be differential pairs eve though the I/O standard shows them as differential.

In response to Altera_Forum
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.