Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DDR3 burst size

MPaso
Beginner
869 Views

Hello everybody

 

I have a system with CYCLONE V and DDR3 2Gbit memory (16bit data bus and 14 bit address bus). The DDR3 is connected to HMC pins of the FPGA. When i go to the UniPHY memory DDR3 component, Controller Settings tab, there is a drop down menu labeled Maximum Avalon MM burst length.

 

I would ask if someone can tell me, is this the burst length of the DDR3 memory chip, or the burst length of the UniPHY component?

 

I am asking because i can not seem to find any DDR3 memory with burst size bigger then 16, while in the UniPHY settings there is even 128.

 

How are the burst size of DDR3 memory and UniPHY related?

 

Thank you

0 Kudos
2 Replies
sstrell
Honored Contributor III
113 Views

I believe that's the Avalon burst length, not the external memory burst length.

MPaso
Beginner
113 Views

Thank you for the answer.

 

Can you or anybody else then further elaborate how are Avalon burst length and DDR3 external memory burst length related.

 

When i read the datasheet of the DDR3 the BL is 8. Then there is also the issue of address boundary. Since I wrote my own mm master to write/read to and from DDR3 in this case does it mean that i have to only provide an address and burst length to UniPHY and all the correct addressing and data access will be automatically arranged or do i have to make sure that boundary addressing is handled correctly and every 8 access (assuming DDR BL) my mm master must update the address?

 

Thank you

 

Reply