Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

DE2_Audio_Example VHDL project

Altera_Forum
Honored Contributor II
‎11-07-2015 03:17 AM
1,232 Views

Hi people,  

 

I am planning to use the Audio Codec in the DE2 Altera board. I have already found the demo project DE2_Audio_Example file from Altera site but it is in verilog. I am desperately looking for the VHDL version of it if there is one. And out of curiosity why are all Altera demos in Verilog.....I find VHDL to be more powerful at least to have a version of itself for every demo. Thanks!  

 

Best,
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-07-2015 09:27 PM
515 Views

Try to watch in Pong P. Chu "Embedded SoPC Design with Nios II Processor and VHDL Examples"

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.