Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16556 Discussions

Default Gate Value when Input is Undefined

Altera_Forum
Honored Contributor II
938 Views

I have a simple block diagram in Quartus II that uses an AND gate. When I run a simulation on this program, I notice that the output is true when the inputs are undefined. How can I change it so that the output is false by default? The output is for an Enable pin, and I don't want it to be true at start-up.  

 

So far, changing the "Power-Up Level" of the output or input pins in the Assignment Editor does not help.
0 Kudos
0 Replies
Reply