- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have a simple block diagram in Quartus II that uses an AND gate. When I run a simulation on this program, I notice that the output is true when the inputs are undefined. How can I change it so that the output is false by default? The output is for an Enable pin, and I don't want it to be true at start-up.
So far, changing the "Power-Up Level" of the output or input pins in the Assignment Editor does not help.Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page