Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14943 Discussions

Define a partition in Quartus for a block that includes tranceivers

GGeor5
Beginner
731 Views

I am trying to use design partition in Quartus. I lock down a block after it has satisfied the timing constraints. Since the block includes transceivers I get an error indicating it should be on the root partition. Is there any way to lock the root partition i.e. set the reservation level to 'final'? How can we use partition for blocks that use transceivers or other peripherals?

0 Kudos
1 Reply
sstrell
Honored Contributor II
63 Views

In the Pro edition, all periphery resources (including the transceivers) are part of the root_partition (the top-level of your design plus any lower-level core logic that is not isolated into its own design partition). It sounds like you want to perform periphery design reuse. Check out the design block reuse flows here:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-block-based-desig...

Reply