Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Delay in vhdl

sslo0
Beginner
429 Views

hi,

I am trying to delay an input signal by a certain time delay as follow

Capture.PNG

but the problem when i simulate the signal is always delayed by 7.946 ns even if I change the time delay in the code. Please can anyone help me

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
128 Views

Hi,

 

It should work fine, I have Checked it with modelsim. Also note that delay are not synthesizable.

 

Regards

Anand

Reply