Community
cancel
Showing results for 
Search instead for 
Did you mean: 
sslo0
Beginner
345 Views

Delay in vhdl

hi,

I am trying to delay an input signal by a certain time delay as follow

Capture.PNG

but the problem when i simulate the signal is always delayed by 7.946 ns even if I change the time delay in the code. Please can anyone help me

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
44 Views

Hi,

 

It should work fine, I have Checked it with modelsim. Also note that delay are not synthesizable.

 

Regards

Anand

Reply