Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Design using ALTERA schematic issue

Altera_Forum
Honored Contributor II
‎12-24-2012 05:15 AM
1,094 Views

As attached file shows, SQ[127] => TC[0]?

Preview file
15 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-24-2012 05:32 AM
415 Views

 

--- Quote Start ---  

As attached file shows, SQ[127] => TC[0]? 

--- Quote End ---  

 

 

Yes. The "RTL Viewer" is your friend here.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.