Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Design using schematic

Altera_Forum
Honored Contributor II
‎07-07-2015 03:23 AM
1,800 Views

Hi guys. 

 

I have problem with my design. I have created my design using Megawizard plugin. But I am confused right now. Do we need to set clock and clken for my lpm_add_sub? here is my design. Your kindness helping me very appreciated.
Preview file
475 KB
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎07-07-2015 06:00 AM
792 Views

Typically yes, unless you had disabled them like in the upper lpm_add_sub0

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-07-2015 08:16 AM
792 Views

Since you have enable the clock ports, the functionality of the module will be sync'ed with the clock. If you does not feed any clock to the module, it will not function as expected.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-07-2015 08:50 AM
792 Views

Without a clock, it will do nothing. If you dont want a clock you need to geneate the core with no clock (pipeline = 0) 

The clock enable can be connected to '1'
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.