Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Design using schematic

Altera_Forum
Geehrter Beitragender II
1.777Aufrufe

Hi guys. 

 

I have problem with my design. I have created my design using Megawizard plugin. But I am confused right now. Do we need to set clock and clken for my lpm_add_sub? here is my design. Your kindness helping me very appreciated.
0 Kudos
3 Antworten
Altera_Forum
Geehrter Beitragender II
769Aufrufe

Typically yes, unless you had disabled them like in the upper lpm_add_sub0

Altera_Forum
Geehrter Beitragender II
769Aufrufe

Since you have enable the clock ports, the functionality of the module will be sync'ed with the clock. If you does not feed any clock to the module, it will not function as expected.

Altera_Forum
Geehrter Beitragender II
769Aufrufe

Without a clock, it will do nothing. If you dont want a clock you need to geneate the core with no clock (pipeline = 0) 

The clock enable can be connected to '1'
Antworten