Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
17267 Discussions

Determine resources of own SOPC component

Altera_Forum
Honored Contributor II
1,146 Views

Hello, 

 

I wrote my own SOPC component. Is it possible to determine how much resources my component needs? How much Logic Cells and Memory Bits... 

 

Thanks for your assistance! 

 

Best regards, 

ToniB
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
463 Views

take a look at the synthesis/fit reports, you should be able to find the resource usage by entity or similar 

 

alternatively you can set your HDL at the top level of a QII project and look at the synthesis/fit reports directly
0 Kudos
Altera_Forum
Honored Contributor II
463 Views

I typically compile the component as the top level and assign the ports to virtual I/O. This will prevent the fitter from taking my registers and cramming them into the I/O of the device. This will give you a worst case resource utilization number since when your component is in a real system the synthesis engine can perform various packing optimizations with other surrounding logic.

0 Kudos
Reply