Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I wrote my own SOPC component. Is it possible to determine how much resources my component needs? How much Logic Cells and Memory Bits... Thanks for your assistance! Best regards, ToniB
I typically compile the component as the top level and assign the ports to virtual I/O. This will prevent the fitter from taking my registers and cramming them into the I/O of the device. This will give you a worst case resource utilization number since when your component is in a real system the synthesis engine can perform various packing optimizations with other surrounding logic.
