Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
16485 Discussions

Difference between logic elements mentioned in flow summary and synthesis summary

sidd
Novice
510 Views

After compiling RTL, we get compilation report. In compilation report we get Flow summary, Analysis and synthesis summary. Both reports are giving me different number of logic elements used. What is the difference between two? LEs used has to be a same number in both reports right? 

I have compiled for MAXV device. 

MAX V CPLD programming specifications 

0 Kudos
1 Solution
sstrell
Honored Contributor III
501 Views

The final numbers to use are in the Fitter section of the compilation report.  Any numbers from an earlier stage of compilation are estimates and usage before final Fitter optimizations.

View solution in original post

0 Kudos
3 Replies
sstrell
Honored Contributor III
502 Views

The final numbers to use are in the Fitter section of the compilation report.  Any numbers from an earlier stage of compilation are estimates and usage before final Fitter optimizations.

0 Kudos
sidd
Novice
490 Views

Thanks @sstrell  for reply.

I have one more question.

What percentage of LEs ideally shall be used ? Any impact on performance if more than 90% of LEs are used?

 

0 Kudos
sstrell
Honored Contributor III
466 Views

It depends on the design.  There's no ideal percentage.  It may not be so much the performance as it is the Fitter's ability to fit a large design in the device while still meeting the timing requirements.

0 Kudos
Reply