Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Double "set_location_assignment" in .QSF-file after a back-annotation

Altera_Forum
Honored Contributor II
‎03-28-2007 06:53 AM
1,983 Views

Hello, 

 

has anyone an idea why the QuartusII puts 2 almost identical 

"set_location_assignment" statements in the .QSF-file after a 

Back-annotation: 

 

 

------ snip ------- 

set_location_assignment PIN_A11 -to FL_D[7]~7 

set_location_assignment PIN_A11 -to FL_D[7] 

set_location_assignment PIN_B14 -to MX2_D[2]~2 

set_location_assignment PIN_B14 -to MX2_D[2] 

------ snip ------- 

 

QII/V7.0 also with QII/V6.x 

DEVICE EPM570F256C5 

 

QII doesn’t care about this, but if you use this file in the MENTOR I/O Designer  

(like we do ...) the I/O Designer fails and you have to edit the .QSF-file manually.  

That's really painful. 

Is this a feature or a bug or simply a user error? :(  

 

Kind regards Frank
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.