Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Error 10500

CKiel
Beginner
826 Views

Library IEEE;

USE IEEE.NUMERIC_STD.ALL;

USE IEEE.STD_LOGIC_1164.ALL;

 

ENTITY mux4 IS

PORT(

mux_in_a:IN UNSIGNED(3 downto 0);

mux_in_b :IN UNSIGNED(3 downto 0);

mux_sel :IN STD_LOGIC;

mux_out :OUT UNSIGNED(3 downto 0);

);

END mux4;

ARCHITECTURE behavior OF mux4 IS

begin

if mux_sel='0' then mux_out <= mux_in_a

elsif mux_sel='1' then mux_out <= mux_in_b

end if;

 

end architecture behavior;

 

when i run this code i get the error

Error (10500): VHDL syntax error at mux4.vhd(12) near text ")"; expecting an identifier, or "constant", or "file", or "signal", or "variable"

 

0 Kudos
2 Replies
sstrell
Honored Contributor III
121 Views

You have a semicolon (;) at the end of the mux_out port that should be removed.

KhaiChein_Y_Intel
121 Views

Library IEEE;

USE IEEE.NUMERIC_STD.ALL;

USE IEEE.STD_LOGIC_1164.ALL;

 

ENTITY mux4 IS

 

PORT(

 

mux_in_a:IN UNSIGNED(3 downto 0);

 

mux_in_b :IN UNSIGNED(3 downto 0);

 

mux_sel :IN STD_LOGIC;

 

mux_out :OUT UNSIGNED(3 downto 0)

 

);

 

END mux4;

 

ARCHITECTURE behavior OF mux4 IS

begin

 

process(mux_in_a, mux_in_b, mux_sel) begin

if mux_sel='0' then mux_out <= mux_in_a;

elsif mux_sel='1' then mux_out <= mux_in_b;

 

end if;

end process ;

 

end behavior;

Reply