Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Error:illegal defpram

Altera_Forum
Honored Contributor II
‎04-20-2010 07:03 PM
1,133 Views

Hi, 

 

I am using Synplify pro as synthesis tool inside the quartus(Altera tool). I am a new user for Synplify pro. while syntheising I am getting following errors for Altera transreceivers cores. 

 

Illegal defparam. parameter fast_lock_control can not be found in module stratixiv_hssi_pll.  

 

I checked that this parameter is not in the library file stratixiv.v of synplify pro tool.  

 

 

Can anyone please tell me how to fix it?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.