Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15563 Discussions

FIFO output delay by one clock cycle

New Contributor I

Hi sir/madam.

I am working on FIFO memory in max10 device my problem is when i read data from  FIFO output is coming zero by one clock cycle. 

My task is to send data from FIFO to USB. The depth of FIFO is 32 and 12 bit wide when i read data from 1st FIFO after  2nd FIFO output is coming zeros for one clock cycle for all FIFO how to handle with this problem can i get any help for this.

Thanks in advance.


0 Kudos
0 Replies