Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Getting Error while generating Test Bench

Divya_Mulpuri
Beginner
‎06-07-2022 02:17 AM
1,050 Views

Hi Sir/Madam,

 I'm working on PCIE example design that is DMA chaining  (Gen 1x1 Avalon ST) on Quartus prime pro software version 21.4 . While generating a testbench i am getting error, can you please help me to resolve this error.

 

I have gone through the user guide manual but steps are not matching with the  Quartus prime pro software version 21.4 and I am using on device Cyclone 10GX.

 

 

Preview file
65 KB
0 Kudos

Link Copied

1 Reply
FvM
Honored Contributor II
‎01-15-2023 01:09 PM
978 Views

Hello,
I was recently stumbling upon the same issue. As far as I understand it's a bug in the platform designer testbench generator. It's trying to overwrite the original ed_xx .qsys file in Quartus installation folder which should never happen. It's still happening in QPP 22.4.

Instead of generating a testbench through generate menu as suggested in the user guide, you can use the generate button for the PCIe component.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.