Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
If you're talking about a Qsys system, yes -- you can view the address map in Qsys itself (on screen) or there are HTML datasheets generated when you generate the qsys system.
The base address can actually view from the Qsys system, after the Qsys system is generated, In the c code, the base address is defined as IP_NAME_BASE. The IP_NAME is define in the Qsys system.
