Help needed for implementing CRC polynomials in verilog - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Help needed for implementing CRC polynomials in verilog

981 Views

Hi

I'm looking for a class or module that implements a CRC generator (or checker).

Thanks

Link Copied

4 Replies

966 Views

How about this: http://outputlogic.com/?page_id=321

Copy link

953 Views

Hi Manoj,

May refer to link below related to CRC Compiler User Guidehttps://www.intel.cn/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_crc.pdf

Also, a sample design of Nios II CRC Acceleration Design,

https://fpgacloud.intel.com/devstore/platform/10.0/Standard/nios-ii-crc-acceleration-design-example/

Thanks,

Regards

Copy link

948 Views

Thanks

Copy link

936 Views

The referenced Intel (Altera) CRC generator/checker IP was EOL'ed back in 2013 per the documents.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.