Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Help needed for implementing CRC polynomials in verilog

m_kumar
New Contributor I
‎09-05-2020 03:23 AM
2,597 Views

Hi

 I'm looking for a class or module that implements a CRC generator (or checker).

Thanks 

0 Kudos

Link Copied

4 Replies
ak6dn
Valued Contributor III
‎09-05-2020 02:55 PM
2,582 Views

How about this:   http://outputlogic.com/?page_id=321

Capture.JPG

 

Copy link
SyafieqS
Employee
‎09-06-2020 07:16 PM
2,569 Views

Hi Manoj,


May refer to link below related to CRC Compiler User Guidehttps://www.intel.cn/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_crc.pdf


Also, a sample design of Nios II CRC Acceleration Design,

https://fpgacloud.intel.com/devstore/platform/10.0/Standard/nios-ii-crc-acceleration-design-example/


Thanks,

Regards


Copy link
m_kumar
New Contributor I
‎09-06-2020 09:47 PM
2,564 Views
In response to SyafieqS

Thanks

In response to SyafieqS
0 Kudos
Copy link
ak6dn
Valued Contributor III
‎09-07-2020 12:27 PM
2,552 Views
In response to SyafieqS

The referenced Intel (Altera) CRC generator/checker IP was EOL'ed back in 2013 per the documents.

In response to SyafieqS
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.