Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15471 Discussions

Help needed for implementing CRC polynomials in verilog

m_kumar
New Contributor I
271 Views

Hi

 I'm looking for a class or module that implements a CRC generator (or checker).

Thanks 

0 Kudos
4 Replies
ak6dn
Valued Contributor III
256 Views

How about this:   http://outputlogic.com/?page_id=321

Capture.JPG

SyafieqS
Moderator
243 Views

Hi Manoj,


May refer to link below related to CRC Compiler User Guidehttps://www.intel.cn/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_crc.pdf


Also, a sample design of Nios II CRC Acceleration Design,

https://fpgacloud.intel.com/devstore/platform/10.0/Standard/nios-ii-crc-acceleration-design-example/


Thanks,

Regards


m_kumar
New Contributor I
238 Views
ak6dn
Valued Contributor III
226 Views

The referenced Intel (Altera) CRC generator/checker IP was EOL'ed back in 2013 per the documents.

Reply