Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Hi, I am currently doing a project about Built-In Self Test and I used my BIST to test on a 8 bit full adder circuit, but the simulation turned out that my FA inputs are showing 1111 1111 instead of transferring test patterns from LFSR.

BGuan1
Beginner
‎03-03-2019 02:31 PM
2,688 Views

I suspect the problem is with the LFSR configurations, but I am not sure where, here I attached with the LFSR testbench, codes and the simulation result. SOS!!!!

Preview file
85 KB
Preview file
68 KB
Preview file
154 KB
0 Kudos

Link Copied

1 Reply
ShafiqY_Intel
Employee
‎03-08-2019 01:52 AM
2,275 Views

Hi BGuan1,

 

I may need your VHDL code file and TB file to duplicate it.

And also, can you explain step-by-step how you simulate? (I need to understanding on how you simulate the project)

Looking forward for your reply.

 

Thanks 😉

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.