Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
성공! 구독이 추가되었습니다.
성공! 구독이 제거되었습니다.
죄송합니다. 이 작업을 완료하려면 확인해야 합니다. 이메일에 있는 확인 링크를 클릭하십시오. 다음을 통해 다시 보내기를 할 수 있습니다.
프로파일.
Hi, i am having this error and I don't know how to fix it, I have to finish this for today for my school and I do not know what to do.
Error (10170)...
17268 토론
Hi, i am having this error and I don't know how to fix it, I have to finish this for today for my school and I do not know what to do.
Error (10170): Verilog HDL syntax error at ctrl.v(170) near text: "assign"; expecting an operand.
You have to supply the verilog source code line(s) that are being flagged or no one is going to be able to help you in any reasonable way. Just the error message(s) are not enough.
When you right click on the error message, you can cross probe to a chrome/IE to provide the error message explanation. If this message is not clear, let us know. We will try to make better explanation on it.
