Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15481 Discussions

Hi, this is on stratix board MX. I am unable to generate HDL for esram block from platform designer. error details are given below. Anybody knows whats the wrong with this IP ?

anilinintel
Beginner
1,076 Views

Error: no such variable

   (read trace on "::env(IP_ROOTDIR)")

   invoked from within

"set ip_rootdir $::env(IP_ROOTDIR)"

   (procedure "::esram::utils::fileset::get_esram_path" line 2)

   invoked from within

"::esram::utils::fileset::get_esram_path"

   (procedure "generate_unique_files" line 8)

   invoked from within

"generate_unique_files $ip_name"

   (procedure "::esram::fileset::callback_quartus_synth" line 4)

   invoked from within

"::esram::fileset::callback_quartus_synth esram_exp_esram_0_esram_181_gi4d4cq"

Error: Generation stopped, 1 or more modules remaining

Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings

 

0 Kudos
2 Replies
sstrell
Honored Contributor III
200 Views

Before generating, check the blue warning messages to see if there are any potential issues with any components or their parameter settings in the system. Other than that, it's hard to diagnose the problem from what you've posted.

anilinintel
Beginner
200 Views

thanks for the reply. problem got fixed by setting up a environmental variable for IP_ROOTDIR to a $QUARTUS_DIR/ip path. but i dont know why i have to do this only when i introdruced esram IP. quartus running smoothly previously with all other IP's like pcie, emif, nios, msgdma, uart etc.,

Reply