Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15378 Discussions

Hooking up Mentor AXI BFM to Platform Designer Simulation

JFrye7
Beginner
169 Views

I have a platform designer system where I have a Mentor Graphics AXI3 Master. I have successfully created the test bench system, but when I go to run the simulation script (either in ModelSim-Altera with the generated script ./testbench/mentor/msim_setup.tcl) or in the tool when I point to the test bench file, set it as top, and include the rest of the files in the simulation/submodules directory, it complains that it cannot find the module named mgc_axi_master_0, which is the name assigned to the generated Mentor Graphics AXI3 Master in the platform designer. How can I make sure this RTL si generated then also plug into the API to generated AXI-3 transactions to program slaves on the AXI/Avalon bus?

0 Kudos
1 Reply
RichardTanSY_Intel
149 Views

Have you Generate VHDL simulation and synthesis files for your system? Which Quartus version are you using? (pro / standard)

You can try to go through the simulation flow and check is there anything amiss.

Reference (pro): https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20093.pdf

Reply