- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to use the opencl to design the FPGA.
The OS is CentOS 7.4.
I have already install the Modelsim and read the programming guide.
When i used the command 'aoc -march=simulator -ghdl -board=pac_a10 device/vector_add.cl ', the screen show the error message.
=======================================
error: unknown argument: '-march=simulator'
Error: OpenCL parser FAILED.
=======================================
How can i solve this problem and see the waveform?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What version of Quartus/AOC are you using? This option is only available in the newer versions of the compiler (I think 18.0+). Also note that based on the documentation, this feature is for simulating OpenCL libraries; you cannot simulate standard OpenCL kernels with this. You can emulate standard OpenCL kernels using -march=emulator but that is only functional simulation (not timing-accurate).
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What version of Quartus/AOC are you using? This option is only available in the newer versions of the compiler (I think 18.0+). Also note that based on the documentation, this feature is for simulating OpenCL libraries; you cannot simulate standard OpenCL kernels with this. You can emulate standard OpenCL kernels using -march=emulator but that is only functional simulation (not timing-accurate).
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your reply.
The version is Intel(R) FPGA SDK for OpenCL(TM), Version 17.1.1 Build 273.
Because it is necessary to observe the signal in detail.
Does it have any other way to see the waveform of the kernel?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There is no standard way provided by Intel to do that as far as I know. You might be able to do it manually by loading the OpenCL project in Quartus and creating test-benches yourself for all the signals involved.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page