Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15553 Discussions

How do I add the 'altera_merlin_slave_translator' to my Quartus 20.2 Platform Designer?

MSenk1
Beginner
345 Views

Hallo,

I'm using Quartus 20.2. In my design in the Platform Designer I would like to add the 'altera_merlin_slave_translator'. I can find it in the 'intel_fpga_pro/ip/altera/...  but not in the IP Catalog.

So how can I add it to my design?

 

regards

Mike

0 Kudos
2 Replies
sstrell
Honored Contributor III
335 Views

There is no need to manually add this component into a system design.  It is automatically added into the interconnect as needed when you generate the system.  What are you trying to do?

#iwork4intel

MSenk1
Beginner
325 Views

Thank you,

 

I learnt that I have to use the Avalon_clock_crossing_bridge instead of the older 'slave_translator'.

I had to generate my own read_data_valid, but finally it works.

A hint in the documentation that the older 'merlin' based connectors are replace by the Avalon_clock_crossing_bridge would have help a lot.

Thanks

Mike

Reply