Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

How match two bus in one

Altera_Forum
Honored Contributor II
‎11-14-2015 07:46 PM
1,571 Views

Hi, I need match the two bus, to got 32 bits in the end  

 

Isn't working, "12009 Node "Novo[x]" is missing source" 

Where's the problem? 

Thanks very much
Preview file
7 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-14-2015 11:32 PM
747 Views

Dont join the wires - leave them disconnected but use named association (ie. name the two dangling ends the same name as the larger bus - named association)

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-15-2015 08:03 PM
747 Views

 

--- Quote Start ---  

Dont join the wires - leave them disconnected but use named association (ie. name the two dangling ends the same name as the larger bus - named association) 

--- Quote End ---  

 

 

 

Thanks thanks thanks thanks 

 

Thanks a lot my friend
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.