Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

How to find combination loop in Quartus tool?

NuvKFC
New Contributor I
‎12-22-2021 04:16 AM
705 Views

I get an ASIC base design. The timing report as follows picture show "LOOP"

Does "LOOP" means combination loop?

How to find combination loop in Quartus tool?

I had tried Technology Map. But I failed.

NuvKFC_0-1640175150409.png

 

0 Kudos

Link Copied

3 Replies
SyafieqS
Moderator
‎12-27-2021 11:52 PM
680 Views

HI KFC,


What Quartus are you using? If you are using Pro, you can simply cross probe to RTL Viewer, Chip planner etc


0 Kudos
Copy link
SyafieqS
Moderator
‎01-05-2022 07:16 PM
651 Views

Hi Kfc,


May I know if there is any update?


0 Kudos
Copy link
NuvKFC
New Contributor I
‎02-23-2022 03:29 AM
593 Views
In response to SyafieqS

Hi SyafieqS_Intel

    Sorry that too late to respond. I use Quartus13.1 version. I has never tried Pro.

In response to SyafieqS
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.