Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

How to get Quartus Component Manager/Editor to recognize STD_ULOGIC???

SSaus
Beginner
‎06-19-2020 01:55 PM
1,338 Views

Hello,

currently i am trying to generate a custom component with the Component Editor. I am developing for a Cyclone V E board and use Quartus version 19.1 Lite Edition.

My issue : after adding my VHDL files to the Synthesis list, analyzing them, and setting a top level modul, no interfaces or signals are recognized.

I figured out the programm does not recognize STD_ULOGIG, only STD_LOGIC. Is there any Workaround for this, i.e. settings or lines of code i can add to the top level to tell the editor, that it shall use my ULOGIC port?

 

Thank you guys in advance

SSis

0 Kudos

Link Copied

2 Replies
sstrell
Honored Contributor III
‎06-19-2020 05:45 PM
1,320 Views

From this article, it sounds like you just have to add the interfaces and ports manually:

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/tools/2018/why-doesn-t-the-platform-designer-component-editor-add-all-of-my.html

 

#iwork4intel

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.