How to handle multiple RTL files (Verilog) with the same name?
Actually I receive deliveries from different sources, which use the same file names and module names in their designs (but context of the files are different).
So, how to handle this situation? Could the files be compiled to the different libraries since they belong to the different units (but within the same project)? How to do so?