Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
874 Views

How to improve the frequency of the running clock of FPGA?

Hi, 

 

After I compile my OpenCL FPGA code, I find the frequency of the running clock of the kernel is about 130MHz, how to improve it? 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
31 Views

There is no direct control over operating frequency in OpenCL. Loop-carried dependencies and complex loop exit conditions reduce operating frequency. Also if your design is large with a high logic utilization count, that will complicate routing and reduce operating frequency.

Reply