Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15321 Discussions

How to reduce the use of RAM blocks?

Altera_Forum
Honored Contributor II
977 Views

Hi, 

 

After I compile my OpenCL FPGA code, the use of RAM(memory) bits is 40%, but the use of RAM(memory) blocks is 75%, how to reduce the use of memory blocks? 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
82 Views

Decrease the number of accesses to your local memory buffers. You can also use the guidelines available in "Intel FPGA SDK for OpenCL Best Practices Guide, Section 7.4-7.5".

Reply