- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
After I compile my OpenCL FPGA code, the use of RAM(memory) bits is 40%, but the use of RAM(memory) blocks is 75%, how to reduce the use of memory blocks? Thanks!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Decrease the number of accesses to your local memory buffers. You can also use the guidelines available in "Intel FPGA SDK for OpenCL Best Practices Guide, Section 7.4-7.5".
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page