Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

channel depth

Altera_Forum
Honored Contributor II
1,037 Views

Hi, 

 

When I set channel depth,  

 

channel float ch __attribute__((depth(0))); 

 

when the depth is 0, how the compiler handles it ? What is the final depth of channel?  

 

Thanks!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
88 Views

You can see the final depth of the channel in the area report. The compiler pretty much always increases the depth compared to what you set in the code, unless when you have a cycle of channels in which case the compiler will exactly use the depth that you set in your code. For depth(0), my understanding is that the channel will basically turn into a "wire".

Altera_Forum
Honored Contributor II
88 Views

 

--- Quote Start ---  

You can see the final depth of the channel in the area report. The compiler pretty much always increases the depth compared to what you set in the code, unless when you have a cycle of channels in which case the compiler will exactly use the depth that you set in your code. For depth(0), my understanding is that the channel will basically turn into a "wire". 

--- Quote End ---  

 

 

Hi, thanks for your reply! What's the name of "area report"?
Altera_Forum
Honored Contributor II
88 Views

Please refer to "Intel FPGA SDK for OpenCL Best Practices Guide, Section 2" for details of where the area report is located and how to use it.

Reply