Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 Discussions

How to input a ext. clock in Stratix IV device?

Altera_Forum
Honored Contributor II
1,418 Views

I need to input a video data and a clock from external.This clock will be used as a global clock. but there isn't dedicated clock input IO between FPGA and daughter card. Can I just use common data io as a clock input port?

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
531 Views

That's not a very good design... 

 

But yes, you can try to use a general I/O pin for clock, but it will make it harder to meet timing requirements.
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

hi Rbugalho, 

thanks for reply. 

Do you mean that the schematic is not a good design?
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

Yes. 

It's important to use the FPGA's clock input pins for clocks. 

Put simply, the global/regional clock distribution networks can't be driven by generic I/O pins. Neither the PLLs. 

For more details, read the Stratix III's handbook chapter on clocking resources. 

 

Depending on your need, you might get away with it and make it work. But sometimes, it's just impossible to meet timings with clocks coming from generic I/Os.
0 Kudos
Reply