Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Best way is to source both clocks from the same PLL. You don't say where these clocks are coming from. Feed one into a PLL and then create two mirrored outputs.
Best way is to source both clocks from the same PLL. You don't say where these clocks are coming from. Feed one into a PLL and then create two mirrored outputs.
If they they cannot be feed into one PLL , is it possible to align two clock source with same frequency ?
I have another question, I have one pair coreclkout with 125Mhz and one input clock source with 100Mhz , how do I constrain the sdc, the latch clk 100Mhz could latch the data a few cycle later.
create_clock constraint on the 100 MHz input, created_generated_clock on the 125MHz clock. I'm not sure what you mean about latching data a few cycles later. That isn't part of defining the timing constraints for clocks.
If the clocks are sourced from the FPGA, I don't think you can use sdc constraints, you would need them to come from the same source. As mentioned in the above comment, best way is to source both clocks with a PLL.
We do not receive any response from you on the previous answer provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 4/5 survey
