Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15388 Discussions

How to optimize the kernel, FPGA takes much more time than CPU

Honored Contributor II

The algorithm implementated by FPGA take much more time than the one by CPU.I have no idea how to optimized the kernel according to the report.In the kernel,main work is the calcultion of floating point multiplication and power.How to improve the performance of FPGA?Thanks a lot. 

The structure transfers data between host and FPGA is : 


typedef struct 

double S;  

double X;  

double u;  

double e_rt_p; 

double e_rt_q; 

int CP; 



and the screen displays: 


MMD INFO : Link currently operating at 8 GT/s. 

MMD INFO : Link operating at Gen 3 with 8 lanes. 

MMD INFO : Expected peak bandwidth = 8000 MB/s 


Report is:
0 Kudos
0 Replies