How to prevent the user logic/IP netlist of unchanging in SOPC during compilation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to prevent the user logic/IP netlist of unchanging in SOPC during compilation

1,110 Views

I have embedded design which contains nios II processor, user logic, IP, on-chip memory & JTAG UART integrated using Altera SOPC builder. I have optimized my logic module. I don't want to re-adjust my logic module & IP netlists in SOPC tool during re-compilation. how to do it?

Anyone helps is much appreciated.

Thanks

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.