Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14957 Discussions

How to reduce re-compilation time in Quartus pro ?

anilinintel
Beginner
176 Views

Hello,

 

We do a lot of stuff in platform designer connecting so many complex custom ips and Altera IP's together and finally do compilation which will take over a 16 hrs - 24 hrs to generate .sof file.  It's not a problem at least for the first time.

But if we make a small change in our custom RTL at least a single line of code. Again it takes 16hrs/24 hrs compilation time. we don't want this to happen again here for re-compilation in which all other IPS are not touched or not modified.

Is there a way or suggest me the technique so that it wont take huge compilation time for every run for minor modifications.

 

Regards,

Anil

 

0 Kudos
3 Replies
sstrell
Honored Contributor III
161 Views

There are many techniques to save compile time.  Obviously, use a "beefy" machine for compilations (multiple cores, lots of RAM) and make sure the parallel compilation feature is enabled in Quartus.

Getting to design-specific ways of reducing compile time, block-based design techniques can potentially reduce compile time:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-block-based-desig...

And that includes the new fast preservation feature:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an899.pdf

Also search for "rapid recompile".

There are training classes available for these as well:

Reducing Compile Time with Fast Preservation

Incremental Block-Based Compilation in the Intel Quartus® Prime Pro Software: Introduction

Finally, you can use Fitter snapshots to compile up to a particular stage of the Fitter to save time (referred to as incremental optimization), but if you need to test this in hardware, that won't be as useful:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-compiler.pdf

 

KennyT_Intel
Moderator
150 Views

Since this thread had been answered, we shall close this thread. If you still need further assistance, you are welcome to post a response within 15days or open a new thread, some one will be right with you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


anilinintel
Beginner
129 Views

Hi,

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an899.pdf

In this pdf mentioned above. there was a link for tutorial on page no 5. which is unable to download and use. please look into that

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an899_fast_preservation_...

sometimes download drops immediately and sometimes even wont starts.

Regards,

Anil

Reply